مشخصات مقاله | |
ترجمه عنوان مقاله | یک توپولوژی اینورتر قوی 9 سطحی مبتنی بر خازن تغییریافته تک فاز جدید با تعداد تعویض و استرس ولتاژ کاهش یافته |
عنوان انگلیسی مقاله | A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress |
انتشار | مقاله سال 2019 |
تعداد صفحات مقاله انگلیسی | 11 صفحه |
هزینه | دانلود مقاله انگلیسی رایگان میباشد. |
پایگاه داده | نشریه IEEE |
نوع نگارش مقاله |
مقاله پژوهشی (Research Article) |
مقاله بیس | این مقاله بیس نمیباشد |
نمایه (index) | Scopus – Master Journals List – JCR |
نوع مقاله | ISI |
فرمت مقاله انگلیسی | |
ایمپکت فاکتور(IF) |
4.641 در سال 2018 |
شاخص H_index | 56 در سال 2019 |
شاخص SJR | 0.609 در سال 2018 |
شناسه ISSN | 2169-3536 |
شاخص Quartile (چارک) | Q2 در سال 2018 |
مدل مفهومی | ندارد |
پرسشنامه | ندارد |
متغیر | ندارد |
رفرنس | دارد |
رشته های مرتبط | مهندسی برق |
گرایش های مرتبط | ماشین های الکتریکی، مهندسی الکترونیک |
نوع ارائه مقاله |
ژورنال |
مجله / کنفرانس | دسترسی – IEEE Access |
دانشگاه | Power Electronics and Renewable Energy Research Laboratory, Department of Electrical Engineering, University of Malaya, Kuala Lumpur 50603, Malaysia |
کلمات کلیدی | اینورتر چند سطحی، توپولوژی اینورتر قوی، خازن تغییریافته، منبع جریان مستقیم تک، کاهش تعداد تعویض، مدولاسیون عرض پالسی |
کلمات کلیدی انگلیسی | Multilevel inverter, boost inverter topology, switched-capacitor, single dc source, reduce switch count, PWM |
شناسه دیجیتال – doi |
https://doi.org/10.1109/ACCESS.2019.2957180 |
کد محصول | E14076 |
وضعیت ترجمه مقاله | ترجمه آماده این مقاله موجود نمیباشد. میتوانید از طریق دکمه پایین سفارش دهید. |
دانلود رایگان مقاله | دانلود رایگان مقاله انگلیسی |
سفارش ترجمه این مقاله | سفارش ترجمه این مقاله |
فهرست مطالب مقاله: |
Abstract I. Introduction II. Proposed Nine-Level Topology III. Comparative Study IV. Results and Discussion V. Conclusion Authors Figures References |
بخشی از متن مقاله: |
Abstract
Based on the concept of switched-capacitor based multilevel inverter topology, a new structure for a boost multilevel inverter topology has been recommended in this paper. The proposed topology uses 11 unidirectional switches with a single switched capacitor unit to synthesize nine-level output voltage waveform. Apart from the twice voltage gain, self-voltage balancing of capacitor voltage without any auxiliary method along with reduced voltage stress has been the main advantages of this topology. The merits of proposed topology have been analyzed through various comparison parameters including component counts, voltage stresses, cost and efficiency with a maximum value of 98.3%, together with the integration of switched capacitors into the topology following recent development. Phase disposition pulse width modulation (PD-PWM) technique and nearest level control PWM (NLC-PWM) have been used for the control of switches. Different simulation and hardware results with different operating conditions are included in the paper to demonstrate the performance of the proposed topology. Introduction With the rapid growth of the renewable energy resources and its application in high voltage applications link industrial drive, high voltage dc transmission (HVDC), electric vehicle (EV), etc., power electronic converters play an important role in the power conversion suitable for each application. Multilevel inverters have its own importance in medium and high voltage applications due to reduced voltage rating of power semiconductor devices for high voltage generation, reduced harmonic contents, the small size of the filter, reduced EMI, improved efficiency and many more. Neutral point clamped (NPC), flying capacitor (FC) and cascade H-bridge (CHB) are traditional topologies that have been extensively researched and applied in different applications. However, the major concerns with these topologies have been the higher number of components, capacitor voltage balancing and complex control for a higher number of levels [1]–[4]. Therefore, numerous topologies have been proposed with reduce switch count [5]–[14]. In [7], an optimal design of multilevel inverter topology has been discussed. The topology of [7] uses several isolated dc voltage sources which restricts its applications. Another topology based on isolated voltage sources has been proposed in [9], in which 17 level output voltage has been achieved using four voltage sources. Similar topologies have been proposed in [10], [12]. In these topologies, higher number of levels can be generated to improve the quality of the output voltage. However, most of these topologies lack the voltage boosting ability. |